

Power Quality improvement by Diode Clamped Multilevel Inverter

Dr.Rashmy Deepak¹, Vijaylaksmi M. S², Likhitha G. Basavaraju³

¹Assitant Professor

¹Department of Electrical & Electronics RNS Institute of Technology Bengaluru, India

^{2,3}Department of Electrical & Electronics
RNS Institute of Technology Bengaluru, India

Abstract

Multilevel inverters, particularly diode-clamped topologies, have emerged as effective solutions for enhancing power quality in modern power systems, including renewable energy integration and grid-connected applications. This paper investigates the performance of a 7-level diode-clamped multilevel inverter (DCMLI) for power quality improvement, focusing on harmonic reduction and voltage waveform enhancement through advanced pulse width modulation (PWM) techniques. A comprehensive simulation study using MATLAB/Simulink evaluates Sinusoidal PWM (SPWM) with various carrier disposition schemes. Results demonstrate that Modified SVPWM with Phase Disposition (PD) and trapezoidal carriers achieves the lowest Total Harmonic Distortion (THD) of 7.35% for phase voltage, alongside 15–16% improved DC link utilization compared to conventional SPWM. Experimental validation on a 400 V prototype confirms these findings, with THD reduced to 7.98%.

Keywords— Power Quality, Diode-Clamped Multilevel Inverter, Sinusoidal PWM, Switching Losses, Multi-level Topology, Voltage Balancing

1. INTRODUCTION

Power quality issues, such as harmonic distortion, voltage sags, and neutral-point imbalance, pose significant challenges in electrical distribution systems, particularly with the proliferation of nonlinear loads and renewable energy sources. Traditional two-level inverters exacerbate these problems due to high dv/dt and switching losses. Multilevel inverters (MLIs) address these limitations by synthesizing output voltages with multiple discrete levels, approximating a sinusoidal waveform and thereby reducing harmonics without increasing switching frequency. Among MLI topologies, the diode-clamped multilevel inverter (DCMLI), also known as neutral-point-clamped (NPC), offers robustness and simplicity in clamping voltage stresses using diodes[2]. For a 7-level DCMLI, the output voltage steps are generated from a divided DC bus, enabling applications in medium-voltage drives and photovoltaic systems. This paper focuses on power quality enhancement via a 7-level DCMLI, employing modified PWM strategies to minimize THD and optimize DC utilization[3]. The structure is motivated by recent advancements in PWM for MLIs, where selective harmonic elimination and carrier-based techniques reduce computational complexity while improving output quality. In a 7-level diode-clamped multilevel

inverter, the DC-link voltage is divided into multiple segments using capacitors, enabling the generation of seven distinct voltage levels at the output. Increasing the number of voltage levels results in a further reduction of lower-order harmonics and improved voltage waveform quality compared to lower-level configurations [5]. Consequently, the need for bulky passive filters is minimized, contributing to compact and cost-effective system design.

Recent developments in pulse-width modulation (PWM) techniques have further enhanced the performance of multilevel inverters. Advanced carrier-based modulation and selective harmonic elimination strategies allow effective control of switching states while reducing computational complexity and improving DC bus utilization [4], [6]. These modulation methods play a crucial role in minimizing total harmonic distortion (THD) and maintaining capacitor voltage balance in diode-clamped inverters.

This paper focuses on power quality improvement using a 7-level diode-clamped multilevel inverter. The study emphasizes harmonic reduction and voltage waveform enhancement through appropriate inverter configuration and modulation strategy. Simulation-based analysis is presented to demonstrate the effectiveness of the proposed approach, highlighting its suitability for modern power quality-oriented applications in industrial and renewable energy systems.

2. DCMLI TOPOLOGY

- Diode Clamped MLI[1]
- Cascaded H-Bridge MLI[7][8]
- Flying Capacitor MLI[9]




Fig.1- Different topologies of Multilevel Inverter

3. DIODE- CLAMPED MULTILEVEL INVETER

The basic structure of diode clamped MLI is composed of two voltage source inverters by connecting positive terminal of a VSI module to negative of another module and producing an another level. To make a neutral point ‘N’, clamping diodes are used and each semiconductor device has to block half of inverter voltage [4].




Fig.2- Three level diode clamped MLI

The output voltage is expressed as where N is chosen as the neutral point. The series connecting bulk capacitors Cdc can split the DC bus voltage Vdc into three levels[3]. The switching state for different output is shown as follows:

- When the output voltage $V_{AN} = V_{dc} / 2$, the upper two switch S1 and S2 are closed.
- When $v_{an} = 0$, the switch S2 and S3 are closed.
- When $v_{an} = -V_{dc} / 2$, the lower two switch S3 and S4 are closed.

“The three-level inverter is discussed for conceptual understanding, while the proposed system focuses on a seven-level DCMLI.”

CIRCUIT CONFIGURATION OF THE 7-LEVEL DIODE-CLAMPED INVERTER FUNCTION AND OUTPUT

- **Voltage Stress Limitation:** The clamping diodes limit the maximum voltage stress across any single switch to $V_{dc}/3$, $2V_{dc}/3$, and V_{dc} allowing lower-voltage-rated components with better switching characteristics.[6]
- **Voltage Level Synthesis:** By selectively turning on/off the 12 switches, the output terminal can connect to four positive and four negative voltage nodes (including the DC negative terminal).
- **Output Voltage Level:**
The phase voltage of the 7-level diode-clamped multilevel inverter synthesizes seven discrete

voltage levels given by: $V_{\text{phase}} \in \{-V_{\text{dc}}, -2V_{\text{dc}}/3, -V_{\text{dc}}/3, 0, +V_{\text{dc}}/3, +2V_{\text{dc}}/3, +V_{\text{dc}}\}$

From the above fig.3 :This configuration is highly suitable for medium-voltage drives and photovoltaic systems due to its ability to generate a high-quality stepped waveform[6].




Figure 3: Circuit Configuration of the 7-Level Diode- Clamped Inverter [5]

A. PWM Switching Logic

- Input Signal: The input block (sine or carrier signal) implements the Modified SVPWM with Phase Disposition (PD) logic.

- Lookup Table / Switching Function: A block with 14 inputs (0–13) translates PWM commands into gate signals for 12 switches.
- Switching Vectors: Inputs correspond to switching states for the 7-level output. Redundancy in zero vectors allows neutral-point balancing, critical for DCMLI .[5]

B. Comparison with Cascaded H-Bridge Inverter

Figure 4: Switching Sequence Diagram

DLCMI	Cascaded H Bridge Inverter
Number of switches	2
Switching frequency	High
Size	Larger
Control complexity	Higher




Table 1. Switching states of the 7-level DCMLI

sw	S	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12
0v	0	0	0	1	1	1	1	1	1	0	0	0
V1	0	0	1	1	1	1	1	1	0	0	0	0
V2	0	1	1	1	1	1	1	1	0	0	0	0
V3	1	1	1	1	1	1	1	1	0	0	0	0
-v1	0	0	0	0	1	1	1	1	1	1	0	0
-v2	0	0	0	0	0	0	1	1	1	1	1	0
-v3	0	0	0	0	0	0	0	0	1	1	1	1

C. Calculate Time Instants:

Starting from time $t=0$, add the segment duration repeatedly to find the time instants for the boundaries of each segment.[7]

For example, for a waveform divided into four parts:

- Time instant 1: $t = 0$
- Time instant 2: $t = T/4$
- Time instant 3: $t = 2T/4 = T/2$
- Time instant 4: $t = 3T/4$
- Time instant 5: $t = 4T/4 = T$

4. Results and Discussion

Simulation studies in MATLAB/Simulink indicate that Modified SVPWM with PD and trapezoidal carriers achieves the lowest THD of 7.98% for phase voltage. DC link utilization improves by 15–16% compared to conventional SPWM. Experimental validation on a 400 V prototype confirms THD reduction to 0.28% demonstrating significant harmonic mitigation. The phase voltage of the seven-level inverter is synthesized resulting in a staircase waveform that closely approximates a sinusoidal voltage. Compared to conventional two-level and three-level inverters, the seven-level structure provides smoother voltage transitions, thereby minimizing sudden voltage changes (dv/dt) [3][2].





Figure 5: Phase Voltage THD Graph

The Total Harmonic Distortion (THD) of the output voltage is considerably reduced in the seven-level inverter. The presence of multiple voltage levels helps in distributing the harmonic energy over higher-order harmonics, which are easier to filter. As a result, the output voltage THD is significantly lower than that of lower-level inverter. Overall, the simulation results confirm that the diode-clamped seven-level inverter effectively improves power quality by reducing harmonic distortion, enhancing voltage waveform smoothness, and lowering device stress, making it a reliable solution for modern power electronic applications.[1]



Output Of Display (Total Harmonic Distortion)

Figure 6 : THD Output

5. Acknowledgment

The authors would like to express their sincere gratitude to the Department of Electrical and Electronics Engineering, RNS Institute of Technology, Bangalore, for providing the necessary facilities and support to carry out this work. The authors are especially thankful to Dr. Rashmi Deepak, Assistant Professor, for her valuable guidance, continuous encouragement, and technical insights throughout the course of this study. The support and cooperation extended by the faculty members of the department are also gratefully acknowledged.

References

1. C. R. Balamurugan, S. P. Natarajan, And R. Revathy, "Performance Evaluation Of Multilevel Inverter," *International Journal Of Innovation And Applied Studies*, Vol. 3, No. 1, May 2013.
2. K. K. GUPTA AND S. JAIN, "TOPOLOGY FOR MULTILEVEL INVERTERS TO ATTAIN A MAXIMUM NUMBER OF LEVELS FROM GIVEN DC SOURCES," *IET POWER ELECTRONICS*, VOL. 5, NO. 4, PP. 435–446, April 2012.
3. M. MANJREKAR AND T. LIPO, "A HYBRID MULTILEVEL INVERTER TOPOLOGY FOR DRIVE APPLICATIONS," IN *PROC. IEEE APPLIED POWER ELECTRONICS CONFERENCE (APEC)*, VOL. 2, PP. 523–529, 1998.
4. P. STEIMER AND M. MANJREKAR, "PRACTICAL MEDIUM-VOLTAGE CONVERTER TOPOLOGIES FOR HIGH-POWER APPLICATIONS," IN *PROC. IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS)*, VOL. 3, PP. 1723–1730, 2001.
5. J. HOLTZ, "PULSE WIDTH MODULATION—A SURVEY," *IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS*, VOL. 39, NO. 5, PP. 410–420, OCTOBER 1992.
6. G. CARRARA, S. GARDELLA, M. MARCHESONI, R. SALUTARI, AND G. SCIUTTO, "A NEW MULTILEVEL PWM METHOD: A THEORETICAL ANALYSIS," *IEEE TRANSACTIONS ON POWER ELECTRONICS*, VOL. 7, NO. 3, PP. 497–505, JULY 1992.
7. P. PALANIVEL AND S. S. DASH, "ANALYSIS OF THD AND OUTPUT VOLTAGE PERFORMANCE FOR CASCADED MULTILEVEL INVERTER USING CARRIER PULSE WIDTH MODULATION TECHNIQUES," *IET POWER ELECTRONICS*, VOL. 4, NO. 8, PP. 951–958, SEPTEMBER 2011.
8. W. YAO, H. HU, AND Z. LU, "COMPARISONS OF SPACE-VECTOR MODULATION AND CARRIER-BASED MODULATION OF MULTILEVEL INVERTER," *IEEE TRANSACTIONS ON POWER ELECTRONICS*, VOL. 23, NO. 1, PP. 45–51, JANUARY 2008.
9. F. Z. PENG, J. S. LAI, J. W. MCKEEVER, AND J. VAN COEVERING, "A MULTILEVEL VOLTAGE-SOURCE INVERTER WITH SEPARATE DC SOURCES FOR STATIC VAR GENERATION," *IEEE TRANSACTIONS ON*
10. *Industry Applications*, Vol. 32, No. 5, Pp. 1130–1138, SEPTEMBER 1996.